Abstract-The design of efficient isolated low output voltage converters is a major concern due to their widespread use. One of the preferred methods used to maximize their efficiency is synchronous rectification (SR), i.e., the replacement of the secondary side diodes with MOSFETs to decrease conduction losses. However, depending on the topology being used, SR might not provide the required efficiency improvement or even be easily implemented. This paper presents a novel SR system that can be applied to converters with symmetrically driven transformers and to converters from the flyback family; in both cases, the proposed system adaptively generates a control signal that controls a synchronous rectifier MOSFET placed in parallel with each diode, turning it on during the conduction intervals of the diodes. The proposed system uses only information from the secondary side, thus avoiding breaking the isolation barrier; it can be built using a few low-cost analog components, is reliable and simple, and could be easily implemented in an integrated circuit. Up to a 3% improvement is demonstrated in a 3.3-5-V 120-W push-pull converter, and up to a 2.5% improvement is obtained in a 5-V 50-W flyback converter, with both of them designed for telecom applications.
I. INTRODUCTION

L
OW OUTPUT voltage converters are widely used in many applications. The supply of integrated circuits, microprocessors, and field-programmable gate arrays is undoubtedly one of the most important; the said loads are usually supplied with voltages that can range from 1.2 to 5 V, thus demanding high output currents from the converter. To increase the efficiency of these converters, transistors must replace diodes in the rectification stage in a technique usually called synchronous rectification (SR) . A detailed comparison between the use of diode rectifiers and synchronous rectifiers can be found, e.g., in [1] . In the majority of low output voltage applications, MOSFET transistors are used as synchronous rectifiers, mainly due to their low on-resistance that minimizes conduction losses. The major drawback regarding the use of synchronous rectifiers is the need for a control signal that has to turn on the transistor during the intervals when the diodes would be conducting, avoiding short circuits in the secondary side. Traditionally, two different techniques have been used to control the synchronous rectifiers [2] . The first one is called external-driven SR (EDSR) , and it is shown in Fig. 1(a) . In this technique, the control signals are generated by an auxiliary circuit that guarantees the appropriate timing; thus, the transistors can be activated during the whole rectification period, and the efficiency can be maximized [3] . However, in isolated applications, the control signals that are usually generated in the primary side have to be transmitted to the secondary side, thus increasing the complexity and the cost. Fig. 1(b) shows the second technique, called self-driven SR (SDSR). In SDSR, the control signals are obtained directly from the power stage; therefore, the specific topology being used determines the conduction intervals of the rectifiers. SDSR is preferred in isolated applications because the control signals are usually obtained directly from the power transformer, thus yielding a very simple, efficient, and reliable rectification stage [4] - [6] . Several modifications to the SDSR method have been proposed to improve its performance in certain applications [7] - [13] , although the complexity of some of the solutions 0278-0046/$26.00 © 2010 IEEE finally led to a hybrid scheme, as in [11] and [12] . However, in many topologies, the driving signals cause the synchronous rectifiers to be off during a certain part of the switching cycle, thus causing the conduction of the parasitic diodes and decreasing the efficiency. For instance, in topologies with symmetrically driven transformers, as the half-bridge, full-bridge, and push-pull topologies, the synchronous rectifiers are not activated during the dead times of the transformer. This fact causes a noticeable decrease in the efficiency for high input voltages (i.e., low duty cycles). In telecom applications in which a wide input voltage range is common (18-36 V in rated 24-V converters and 36-72 V in rated 48-V converters), converters that rely on SDSR usually experience a noticeable drop in the efficiency with increasing input voltage. Several solutions have already been proposed to solve this problem [14] - [16] . Alou et al. [14] propose a system based on additional windings to drive the synchronous rectifiers. It provides very good performance but requires a very careful magnetic design, which can compromise the behavior of the system and increase the cost of the converter. Fernández et al. [15] , [16] use an additional controlled voltage source to force the synchronous rectifiers to be on during the dead times. This system also performs well but again requires a careful design of the voltage source which, in turn, has to be regulated using extra circuitry that complicates the system. This paper proposes a novel SR scheme to be used in isolated converters which has been called adaptive off-time SR (AOTSR). The proposed system extends the time interval when the synchronous rectifiers are activated in topologies with symmetrically driven transformers (half-and full-bridges and push-pull) that implement SDSR. The system can also be used as a complete SR system in converters from the flyback family (flyback, isolated single-ended primary-inductor converter (SEPIC),Ćuk, and Zeta). In this kind of applications, the use of SR has also been explored throughout custom circuitry: Lee et al. [17] use very simple analog circuitry to control a synchronous rectifier in a low-cost flyback converter but only when it operates in discontinuous conduction mode (DCM). Several commercial ICs, as the IR11672 or the NCP4302, allow to control synchronous rectifiers using only information from the secondary side in flyback and half-bridge converters, but the use of these ICs is currently not very widespread. Furthermore, those ICs turn on or off the rectifiers by measuring the instantaneous voltage across them, thus having relatively high noise sensitivity. With the use of additional switches in converters with symmetrically driven transformers with SDSR, and with a single switch in parallel with the diode in converters from the flyback family, the AOTSR system provides a noticeable increase in the efficiency; it can be used with standard primaryside control ICs, it can be implemented using very simple lowcost analog circuitry, and it is suitable to be easily integrated. The proposed system is intended to work with fixed frequency converters that operate in continous conduction mode (CCM). CCM operation is the usual design case for the target converters at a full load, which is when SR provides better results with respect to the use of diodes.
This paper is organized as follows. Section II presents the AOTSR concept and its theoretical basics. Section III proposes a simple analog implementation of the AOTSR which can be used for both types of converters, while Section IV presents several experimental results that show the efficiency improvement that can be achieved. Finally, Section V states the conclusions.
II. AOTSR CONCEPT
For the sake of clarity, this section is divided into two parts: Section II-A presents the AOTSR concept for converters with symmetrically driven transformers, whereas Section II-B deals with converters from the flyback family. Although the AOTSR concept is very similar in both cases, conceptually speaking, the derivations of the main equations and the desired waveforms are slightly different, and therefore, they are explained separately. Fig. 2 (a) shows a center-tapped SR stage typical of converters with symmetrically driven transformers; only the output inductance of the filter stage is shown for simplicity. In the first half of the switching cycle T sw , SR1 is activated during the interval [0, dT sw ], while during t dead,1 , its gate voltage falls to zero, and the parasitic diodes carry the inductance current. During the second half of the switching cycle, the same happens with SR2. The conversion ratio in these symmetrically driven converters can be expressed as
A. Converters With Symmetrically Driven Transformers
where V ct,peak depends on the topology; for instance, assuming a transformer turn ratio of n : 1 : 1, in a half-bridge converter, V ct,peak = V in /2n, whereas in full-bridge and push-pull converters, V ct,peak = V in /n. Fig. 2 (b) shows a general block diagram of the proposed AOTSR and its corresponding operating waveforms. The idea is to connect an additional MOSFET in parallel with each main synchronous rectifier. These main synchronous rectifiers are still self-driven, as in a conventional SDSR design, thus having the advantages previously stated in Section I. The additional transistors AR1 and AR2 which are placed in parallel with the main rectifiers SR1 and SR2 are controlled by the same signal v AR (t). AR1 and AR2 are in charge of carrying the output current only during the main synchronous rectifiers' offtime intervals, namely, t dead,1 and t dead,2 . Such arrangement, although requires additional transistors, keeps the advantages of SDSR and also eases thermal management. t dead,1 and t dead,2 can be easily found from Fig. 2 t dead,1 = t dead,2
As shown in (2), the dead times change with the duty cycle; therefore, the system has to adaptively change v AR (t) for different operating conditions, avoiding an overlap with the control signals of the primary switches-a situation that would cause a short circuit in the secondary side. Furthermore, it has to generate v AR (t) using only information from the secondary side of the transformer to avoid breaking the isolation barrier; the said information has been represented arbitrarily in Fig. 2(b) by the input terminals A 1 , A 2 , and reset, which have to be connected to appropriate points of the secondary side of the converter to achieve the desired adaptive behavior.
B. Converters From the Flyback Family
Figs. 3 and 4 show the four isolated converters that arise from the buck-boost converter, i.e., the flyback family of converters. Fig. 3(a) and (b) shows a flyback converter and an isolated SEPIC, respectively, while Fig. 3(c) shows their corresponding operating waveforms. Fig. 4 (a) and (b) shows the Zeta converter (inverse SEPIC) and the isolatedĆuk converter, respectively. Fig. 4(c) shows the corresponding waveforms. Note that, in each group of figures, a voltage that fulfills the volt-second balance is highlighted (V sec in Fig. 3 and V L in Fig. 4) . The conversion ratio in these four isolated buck-boost derived converters is
In these four converters, the output diode D carries the output current during (1 − d)T sw . Fig. 5 shows the proposed SR scheme and its corresponding waveforms in the case of the flyback converter. A MOSFET that acts as the synchronous rectifier, AR, must be added in parallel with D. The AOTSR system generates a control pulse v AR (t) that turns AR on during (1 − d)T sw , avoiding an overlap with the control signal of the primary switch. Once again, the system has to adaptively generate v AR (t), disregarding the value of the duty cycle and using only information from the secondary side. The AOTSR block represented in Fig. 5 is the same as the one depicted in Fig. 2(b) ; it is shown in the following section that the same implementation can be used for both cases, just connecting the corresponding terminals A 1 , A 2 , and reset to appropriate points of the secondary side. Furthermore, the same implementation can also be directly applied to the isolated SEPIC andĆuk and Zeta converters: a MOSFET must be placed in parallel with D and activated during (1 − d)T sw . Note that, in these four converters, the auxiliary synchronous rectifier is ground referenced. Fig. 6 shows the proposed implementation of the AOTSR system. It is comprised of a peak detector (D pd and C pd ), two current mirrors (one made up of T 1 and T 2 and the second made up of T 3 and T 4 ), and a comparator. The key idea of the circuit is to charge C pd to the peak voltage between A 1 and A 2 in each switching cycle
III. IMPLEMENTATION OF THE AOTSR
Within a switching cycle, V Cpd is assumed to remain constant. C pd must be selected to be small enough to avoid any change in the operation of the converter, and at the same time, it should be able to maintain its voltage approximately constant during a switching cycle, taking into account the current demand of the AOTSR circuitry. A capacitance in the range of a few hundreds of nanofarads is suitable for this application. Neglecting voltage drops in the transistor junctions, the current generated by the first current mirror, with T 1 and T 2 , is
I T 1 generates a voltage at the positive input of the comparator equal to
Neglecting the voltage drop across D pd , the current generated by the second current mirror (with T 3 and T 4 ) is
with V A1 being the voltage at A1. Following Fig. 6 , I T 4 charges C ramp , generating the following voltage waveform at the negative input of the comparator:
The time when the voltage ramp V − equals V + determines the length of the control pulse t VAR . Using (6) and (8)
Therefore, t VAR depends on the values of R 1 , R 2 , C ramp , and R ramp as well as on the voltage at A1 and on the peak voltage between A1 and A2, i.e., the voltage V Cpd .
From Figs. 2(b) and 5, it is apparent that the AOTSR must ensure that v AR (t) goes to zero during the conduction intervals of the primary side transistors (during [0, dT sw ] and [T sw /2, T sw /2 + dT sw ] in converters with symmetrically driven transformers and during [0, dT sw ] in converters from the flyback family) to avoid overlapping. This is achieved through the reset transistor M reset : Assuming that the reset terminal is connected to a voltage that goes high during the conduction intervals of the main transistors, with both inputs of the comparator being pulled low during such intervals. Note from Fig. 6 that the voltage at the negative input is slightly higher than the voltage at the positive input due to the different forward voltage drop of each diode: V − is pulled down to the forward voltage drop of the p-n diode D reset− , which is slightly higher than the forward voltage drop of the Schottky diode D reset+ , ensuring that v AR (t) is zero whenever M reset is activated. This reset mechanism guarantees that the proposed system causes no overlap, even in the presence of sudden changes of the duty cycle. Several alternatives are possible to avoid the DCM operation of the proposed AOTSR; for instance, if the current through the rectifier becomes negative and, at the same time, V AR is high, then V AR can be immediately pulled low. This can be done using very few additional components. Fig. 7 shows the proposed system in the case of converters with symmetrically driven transformers. A 1 and A 2 must be connected to the center tap of the transformer and to the output terminal, respectively. The reset terminal is also connected to the center tap, thus resetting the AOTSR during the desired intervals. With the aforementioned connections, V Cpd and
A. Converters With Symmetrically Driven Transformers
Using (1), (9)- (11) can be written as Now, choosing R 1 , R 2 , R ramp , and C ramp as
with k being a safety factor to ensure that no short circuits take place, (9) can be written as
Comparing (14) with (2), it is apparent that, with the aforementioned selection of the component values described by (13) , the duration of the pulse can be made as close to the duration of the dead times as desired; in practice, k will be chosen to be around 0.9 to avoid overlapping and, at the same time, maximize t VAR . Furthermore, (14) yields the desired adaptive behavior: The higher the duty cycle, the shorter the t VAR . Fig. 8 shows the operating waveforms of the AOTSR for two different values of the duty cycle. Fig. 9 shows the proposed system in the case of a flyback converter. In this case, A 1 and A 2 must be connected to the cathode of D and to the output, respectively. The reset terminal is also connected to the cathode of D, again pulling v AR (t) low during the desired intervals. With the aforementioned connections, V Cpd and V A1 are Fig. 9 . Connection of the proposed AOTSR system to a flyback converter.
B. Converters From the Flyback Family
Using (3), (9), (15), and (16) can now be written as
Now, choosing R 1 , R 2 , R ramp , and C ramp fulfilling
Once again, it is apparent that, with the aforementioned selection of the component values, the duration of the pulse can be made as close to the duration of the diode conduction time as desired; in practice, k will be chosen to be around 0.9 to avoid possible short circuits and, at the same time, maximize t VAR . Equation (19) again yields the desired adaptive behavior: The higher the duty cycle, the shorter the t VAR . Fig. 10 shows the operating waveforms of the AOTSR for two different values of the duty cycle. Fig. 9 is also applicable to the isolated SEPIC, whereas the appropriate connections in the case of the isolated Zeta andĆuk converters are shown in Fig. 11 .
IV. EXPERIMENTAL RESULTS
Two converters were used to test the proposed system. A 100-W push-pull converter was used to implement the AOTSR system in a converter with a symmetrically driven transformer; a 50-W flyback converter was selected to test the system in an isolated buck-boost derived topology. The results obtained are shown in the following sections.
A. 100-W Push-Pull Converter
The main specifications of the push-pull converter are V in = 18−36 V, V out = 3.3−5 V, L = 3.3 μH, and C = 120 μF. The transformer has three primary turns and one secondary turn in each winding, and the switching frequency is 115 kHz. IRL1404 MOSFETs are used as the main synchronous rectifiers SR1 and SR2; the same model is used for the auxiliary rectifiers AR1 and AR2. General purpose (but matched) transistors (BC557) are used as T 1 , T 2 , T 3 , and T 4 in the AOTSR system. A fast response comparator (AD790) is also used: This is a high-performance expensive comparator, and much cheaper integrated circuits (as the TL3016 used in the following section) could be used. The auxiliary rectifiers are driven by an additional MOSFET driver, UCC27424, supplied from an unregulated voltage obtained from the transformer; according to the specifications of the converter, the supply voltage changed from 6 V (V in = 18 V) to 12 V (V in = 36 V). A higher drive voltage can be easily obtained from one of the secondary windings, whose peak voltage is equal to 2V ct , therefore providing a voltage ranging from 12 to 24 V; a linear regulator is then required to avoid an excessive gate voltage. Table I summarizes the design of the AOTSR. To account for component tolerances, R ramp has been replaced with a variable resistance to implement a conservative design (k < 0.8). Fig. 12 shows the efficiency measured at different operating conditions, with and without the proposed system: It is apparent that the AOTSR noticeably increases the efficiency regardless of the input and output voltages. The efficiency increase achieved is higher for V in = 36 V, i.e., when the conduction time of the auxiliary rectifier is longer. Fig. 13 shows several operating waveforms. It can be seen that the proposed system presents the expected adaptive behavior, changing t VAR according to (14) . Fig. 14 shows a sample operating waveform in detail, and Table II shows the values of the parameters highlighted in Fig. 14 for different operating conditions: t d1 and t d2 have to be long enough to guarantee that no overlapping takes place, disregarding the operating conditions. t d1 is determined by the rising time of V + and by the delays introduced by the turnoff of M reset , the comparator, and the gate drive circuitry of the auxiliary rectifiers. The rising time of V + is, in turn, determined by R 1 and the equivalent capacitance at the positive input of the comparator. As overlapping is less likely to take place at the turn-on of the auxiliary rectifiers, the aforementioned delays and the rising time of V + should be minimized to maximize the efficiency improvement. The interval t d2 is determined by the value of k. The value of t VAR is also shown in Table II , along with its relative length with respect to the dead times and the efficiency improvement achieved (Δη). Table II shows several interesting facts. Ideally, according to (14) , t VAR should remain constant if the input and output voltages are fixed. However, due to the nonidealities that have not been taken into account in the analysis (for instance, the voltage peak that appears in v ct ), the actual values of t VAR might vary. The results shown in Table II demonstrate that t VAR remains approximately constant for a given input voltage as expected, disregarding the output power. Furthermore, both t d1 and t d2 change with the operating conditions too. t d1 changes mainly because the rise time of V + depends on the input voltage. The higher the t d1 , the lower the value of k with respect to the design value: If the variations of k were unacceptable in a certain design, a more accurate adjustment of the peak detector and the minimization of t d1 would be required. t d2 is one of the most important parameters, as it determines the appearance of overlap: It is apparent that it remains approximately constant in the whole operating range, which is the desired behavior. Finally, note that k remains slightly below its maximum design value.
B. 50-W Flyback Converter
The main specifications of the flyback converter are V in = 36-72 V, V out = 5 V, and C = 470 μF. The transformer has 12 primary turns and two secondary turns; the switching frequency is 100 kHz. Two 12CWQ03 Schottky diodes are placed in parallel at the secondary side, and an IRL1404 was used as the auxiliary rectifier that is driven by an UCC27424. The supply voltage of the driver is obtained from V sec using a peak detector and a simple 5-V linear regulator. The same circuit described in Section IV-A was used, except for the comparator. In this case, a low-cost fast-response TL3016 from Texas instruments is used. As the maximum supply voltage of the TL3016 is 5 V, slight modifications of the circuit in Fig. 6 are required: Different values for the two resistors tied to T 1 and T 2 are selected to ensure that the voltage V + is never above 5 V, and the values of C ramp and R ramp are chosen to compensate this difference. Finally, to minimize the influence of the forward Table III summarizes the design of the AOTSR. Once again, a conservative design with k < 0.8 has been selected. In this case, the comparator cannot withstand more than 5 V at any of its inputs; thereby, the component values of the system have been selected to keep v + and v − below such a limit, as well as to fulfill (18). A small filter resistor was added to the peak detector to minimize the effect of the voltage spike that takes place in the flyback converter. Fig . 15 shows the efficiency of the converter measured with and without the proposed system. The flyback converter achieved nearly an 83% efficiency using dissipative clamp and turnoff snubbers. With the AOTSR system, the efficiency increased by nearly 2.5%, regardless of the input voltage. Note that the efficiency increase achieved is approximately constant in the whole input voltage range, unlike in the results presented in Section IV-A; in this case, the average current through the output diode only depends on the output power and does not change with the input voltage, causing the efficiency increase to remain approximately constant, disregarding the conduction time of the auxiliary rectifier. Fig. 16 shows a sample operating waveform in detail; the same parameters shown in Table II have been measured in the  flyback converter and are shown in Table IV , and the same considerations stated in Section IV-A over t d1 and t d2 can be applied here (Fig. 17) .
Similar conclusions to those obtained in the previous section can be stated according to the results shown in Table IV . Once again, the variations of the actual values of t VAR are small enough to be neglected for constant input and output voltages. t d1 varies due to the same reasons explained in the case of the push-pull converter. t d2 remains approximately constant in the whole operating range, ensuring that no overlap takes place. Finally, k remains slightly below its maximum design value and changes according to the variations in t d1 .
V. CONCLUSION
A novel AOTSR system has been presented in this paper. The system is particularly suitable for isolated low output voltage converters, as it uses only information from the secondary side of the transformer; these facts allow complex and sometimes unreliable pulse transmission systems required in transferring the control pulses to the secondary side when SR is implemented. The proposed adaptive SR system is applicable to converters with symmetrically driven transformers (half-and full-bridges and push-pull) and to converters from the isolated buck-boost family (flyback, isolated SEPIC,Ćuk, and Zeta). The proposed system is simple, inexpensive, and can easily be implemented in an integrated circuit. It has been demonstrated that the system is capable of increasing up to 3% the efficiency of a 100-W push-pull converter with SDSR and nearly 2.5% the efficiency of a 50-W flyback converter with Schottky diodes. Furthermore, it can reliably work in a wide range of operating conditions due to its adaptive behavior.
